|  |  |
| --- | --- |
| **GENERAL INFORMATION:** | |
| **SIMPLWINDOWS NAME:** | Qsys Core |
| **CATEGORY:** | Qsys |
| **VERSION:** | 3.0.0 |
| **SUMMARY:** | Multiple core modules can be used in the same program slot.  This module has a built in reconnect feature. |
| **GENERAL NOTES:** | N/A |
| **CRESTRON HARDWARE REQUIRED:** | 3 Series Processor or 4 Series Processor |
| **SETUP OF CRESTRON HARDWARE:** | TCP managed inside the module. |
| **VENDOR FIRMWARE:** | N/A |
| **VENDOR SETUP:** | N/A |

|  |  |  |
| --- | --- | --- |
| **CONTROL:** | | |
| **Initialize** | D | Pulse to Initialize connection to the Q-SYS Core. Pulse this after UseExternalConnection have been set to their desired states. |
| **[PrimaryCoreIpAddress]** | S | IP Address or Hostname of the primary Q-SYS Core to connect to. This will cause the module to reconnect when changed. |
| **[BackupCoreIpAddress]** | S | IP Address or Hostname of the backup Q-SYS Core to connect to. This will cause the module to reconnect when changed. |
| **[Port]** | A | Port used to connect on both the primary and backup core. This will cause the module to reconnect when changed. |
| **[Username]** | S | Username used to log into the Q-SYS Core. |
|  | S | Password used to log into the Q-SYS Core. |
| **[Debug]** | A | Specifies the Debug level for the program:  0: Off  1: Normal Debug  2: Verbose Debug  Debug prints to Console Output. |
| **[UseExternalConnection]** | D | Raise to handle TCP connection outside of this module. |
| **[ExternalConnectionRx]** | S | Rx from the external TCP socket. |

|  |  |  |
| --- | --- | --- |
| **FEEDBACK:** | | |
| **[IsInitialized]** | D | Signal used to show if the Q-SYS Core has been initialized. |
| **[PrimaryCoreIsConnected]** | D | Signal used to show if the primary Q-SYS Core is communicating. |
| **[BackupCoreIsConnected]** | D | Signal used to show if the backup Q-SYS Core is communicating. |
| **[PrimaryCoreIsActive]** | D | Signal used to show if the primary Q-SYS Core is actively running the design. |
| **[BackupCoreIsActive]** | D | Signal used to show if the backup Q-SYS Core is actively running the design. |
| **[IsLoggedIn]** | D | Signal used to show if this module is logged in with the Q-SYS Core. |
| **[IsRedundant]** | D | Signal used to show if the Q-SYS Core is redundant. |
| **[IsEmulator]** | D | Signal used to show if the Q-SYS Core is connected to an emulated file. |
| **[DesignName]** | S | Signal used to show the current running design on the Q-SYS Core. |
| **[ExternalConnectionTx]** | S | Tx to the external TCP socket. |

|  |  |  |
| --- | --- | --- |
| **PARAMETERS:** | | |
| **Core ID** | S | Used to Address Core Module to Control Modules. Note: this is not associated with the Cores hostname. |
| **Default Primary Core IP Address** | S | The default IP Address or Hostname of the primary Q-SYS Core to connect to. |
| **Default Backup Core IP Address** | S | The default IP Address or Hostname of the backup Q-SYS Core to connect to. Set this parameter to an empty string if the design is not redundant. |
| **Default Port** |  | The default port used to connect on both the primary and backup core. The default port is set to 1710d. |
| **Default Username** | S | Default username used to log into the Q-SYS Core. |
| **Default Password** | S | Default password used to log into the Q-SYS Core. |

|  |  |
| --- | --- |
| **TESTING:** | |
| **SAMPLE PROGRAM:** | 3-Series: 3 Series Test.smw  4-Series: 4 Series Test.smw |
| **REVISION HISTORY:** |  |